Design & Development of FPGA based Digital Demodulator

As different Satellites use different modulation schemes with variable data rates, in order to cater to the Multi-satellite data reception requirements of a ground station, it is necessary to have greater flexibility and programmability features embedded in the design of demodulators. The demodulation techniques for Binary / Quadrature Phase shift Keying (BPSK/ QPSK) are well established and understood when implemented with analog circuits. Recently, state-of-the-art digital technology allows Radio Frequency (RF) signals to be processed in the digital time domain. Modulated RF signals are digitally sampled and then demodulated in real time using digital signal processing techniques implemented on FPGAs. Because of the usage of FPGAs, the design can have low power consumption, size and cost reduction. Furthermore, these digital demodulators can be reconfigured and upgraded to enhance the data rates in future.

The BPSK/ QPSK can be demodulate by different techniques such as squaring loop, Costas loop and others in analog domain. The Costas loop technique has adopted for developing the demodulator in digital domain as in this the carrier recovery and data demodulation can be done simultaneously with block level design.

The high data rate digital demodulator is planned to perform IF amplification, filtering and analog to digital conversion of the received IF signal followed by a Digital demodulator. The basic design strategy includes a configurable data rate BPSK/ QPSK demodulation with COSTAS loop circuitry utilizing the flexibility of FPGA implementation.



BLOCK DIAGRAM OF THE PROPOSED DEMODULATOR

Fig.1: Block diagram of proposed demodulator

The IP core development for the demodulation including carrier recovery have been tested for the 8 Mbps BPSK and 42.4515Mbps QPSK as shown in the block diagram.



Fig.2: Block diagram of a basic Costas loop carrier recovery design

The Prototype Hardware implementation has done using separate ADC and FPGA evaluation boards. The final realization of the demodulator logic has implemented on an integrated ADC-FPGA board.



Fig3: Block diagram of the final hardware with necessary interface circuitry

Salient Features

- Entire Demodulation functionality with single FPGA.
- Reference carrier generation in the same FPGA.
- Implementation of Multi demodulation schemes (BPSK, QPSK).
- Different Data rates selection.
- Simultaneous Demodulation and Bit Synchronization.

Specifications

•	Sampling frequency (Fs)	: 125 MHz- 250 MHz
•	Carrier frequency	: 30 MHz (BPSK), 70 MHz (BPSK/ QPSK)
•	Data Rates (Fb)	: 8 MBPS (BPSK), 42.4515 MBPS (QPSK)
•	Low pass filters used : Raise	ed Cosine FIR
•	FIR sampling frequency	: (Fs/10) for 8 MBPS data rate and
		(Fs/4) for 42.4515 MBPS data rate
•	FIR Cutoff frequency : 1.5 *	(Fb/2) for BPSK and
		1.5 * (Fb/4) for QPSK
•	Loop filter used	: 1 st order Butterworth IIR
•	Loop filter cutoff frequency	: 200 KHz

Applications

• High Data rate demodulation for remote sensing data reception system.



Fig 4: System Generator tool modeling for Demodulation (BPSK, QPSK)



Fig 5: Test results of 70 MHz with 42.4515 Mbps QPSK Carrier recovery



Fig 6: Tracking and locking as per the variations in input carrier frequency

Conclusion:

The design of demodulator is proven for 8MBPS data rate BPSK demodulation and 42.4515 MBPS QPSK demodulator and the test results are presented. The results show a promising inference for further scope of improvisation with respect to data rate and programmability.

Technology Transfer from NRSC/ISRO

NRSC/ISRO is willing to transfer the knowhow of this technique to academics/industries that deal with natural resource assessment from satellite data. Interested individuals/party (s) may write to the address given below stating the end use of the technology or diversification of the existing technology, if any.

Director National Remote Sensing Centre Indian Space Research Organisation Dept. of Space, Govt. of India Hyderabad - 500 037 (AP)